

REMARKS

In the Office Action, the Examiner rejected the claims citing United States Patent Nos. 4,972,144 (Lyon et al.) and 5,289,116 (Kuriita et al.).

Claim 1 has been further amended and specifically claims a system for testing a plurality of test structures. The system includes a logic circuit which is connectable to a plurality of rows of test structures, and which is configured to receive a triggering signal. Each time the triggering signal changes, the logic circuit sequentially makes high a different single row of test structures such that only a single row is **high** at any given time during the testing and the remaining rows are **low**. As such, the system is configured to sequentially test the rows of test structures, from a first row to a last row, a single row at a time each time the triggering signal changes. Claim 9 is similar but is directed to a method.

Applicant respectfully submits that neither one of the references cited by the Examiner, either alone or in combination, can be said to provide what is being specifically claimed in claims 1 and 9. Therefore, Applicant respectfully asserts that claims 1 and 9, and those claims which depend therefrom, are allowable.

For example, the Lyon reference discloses that, during a "Stuck High" Test Mode, a logic "0" is provided on a test line (TL) and only one address line (i.e., the first address line) is set to a low level while the other address lines are set to a high level. Then, the next address line (i.e., the second address line) is set to a low level while the other address lines are set to a high level, and so on (see col. 5, lines 23-36 of the Lyon reference). Contrary to what is being claimed in claim 1 and 9 of the present application, the Lyon reference does not disclose that only a single

Serial No.: 10/696,320

Art Unit: 2829

Page 6


row is high at any given time during the testing and the remaining rows are low. In fact, the Lyon reference teaches the opposite - only a single address line is set to a low level while all the other address lines are set to a high level.

The present application has been amended in response to the Examiner's Office Action to place the application in condition for allowance. Applicant, by the amendments and remarks presented above, has made a concerted effort to present claims which clearly define over the prior art of record, and thus to place this case in condition for allowance.

Should the present claims not be deemed adequate to effectively define the patentable subject matter, the Examiner is respectfully urged to call the undersigned attorney of record to discuss the claims in an effort to reach an agreement toward allowance of the present application.

Respectfully submitted,

Date: January 16, 2006

By: 

James R. Foley, Reg. No. 39,979  
TREXLER, BUSHNELL, GIANGIORGLI,  
BLACKSTONE & MARR, LTD.  
105 West Adams Street, 36th Floor  
Chicago, Illinois 60603-6299  
Tel: (312) 704-1890

912339.WPD

Serial No.: 10/696,320  
Art Unit: 2829  
Page 7